# Release Notes for HDL Coder™

#### How to Contact MathWorks



www.mathworks.com

comp.soft-sys.matlab

www.mathworks.com/contact TS.html Technical Support

Web

Newsgroup



suggest@mathworks.com bugs@mathworks.com

doc@mathworks.com

service@mathworks.com info@mathworks.com

Product enhancement suggestions

Bug reports

Documentation error reports

Order status, license renewals, passcodes Sales, pricing, and general information



508-647-7000 (Phone)



508-647-7001 (Fax)



The MathWorks, Inc. 3 Apple Hill Drive Natick, MA 01760-2098

For contact information about worldwide offices, see the MathWorks Web site.

Release Notes for HDL Coder<sup>TM</sup>

© COPYRIGHT 2012 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

#### **Trademarks**

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

#### **Patents**

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.

### **Contents**

R2012	<u>2b</u>
Input parameter constants and structures in floating-point	
to fixed-point conversion	2
RAM, biquad filter, and demodulator System objects	3
Generation of MATLAB Function block in the MATLAB to	
HDL workflow	4
HDL code generation for Reed Solomon encoder and decoder, CRC detector, and multichannel Discrete FIR	_
filter	5
Targeting of custom FPGA boards Optimizations for MATLAB Function blocks and black	6
boxes	7
MATLAB	8
Save and restore HDL-related model parameters Command-line interface for MATLAB-to-HDL code	9
0	10
· · · · · · · · · · · · · · · · · · ·	11
	12
Automatic verification with cosimulation using HDL	13
	14
ML605 Board Added To Turnkey Workflow	15
R2012	<u>2a</u>
Product Name Change and Extended Capability	18
	19
Code Generation from Any Level of Subsystem	13
· · · · · · · · · · · · · · · · · · ·	20
	$\frac{20}{21}$
	$\frac{21}{22}$
• •	22 23
Distributed Pipelining for Sum of Elements, Product of	
•	24

MATLAB Function Block Enhancements .....

**25** 

Automated Code Generation from Xilinx System Generator	
for DSP Blocks	26
Altera Quartus II 11.0 Support in HDL Workflow	
Advisor	27
Automated Mapping to Xilinx and Altera Floating Point	
Libraries	28
Vector Data Type for PCI Interface Data Transfers Between	
xPC Target and FPGA	29
New Global Property to Select RAM Architecture	30
Turnkey Workflow for Altera Boards	31
HDL Support For Bus Creator and Bus Selector Blocks	32
HDL Support For HDL CRC Generator Block	38
HDL Support for Programmable Filter Coefficients	34
Synchronous Multiclock Code Generation for CIC	
Decimators and Interpolators	3
Filter Block Resource Report Participation	36
HDL Block Properties Interface Allows Choice of Filter	
Architecture	38
HDL Support for FIR Filters With Serial Architectures and	
Complex Inputs	4(
HDL Support for External Reset Added for	
Proportional-Integral-Derivative (PID) and Discrete	
Time Integrator (DTI) Blocks	41

# R2012b

Version: 3.1

New Features: Yes Bug Fixes: No

# Input parameter constants and structures in floating-point to fixed-point conversion

Floating-point to fixed-point conversion now supports structures and constant value inputs.

### RAM, biquad filter, and demodulator System objects

#### **HDL RAM System object**

With release 2012b, you can use the hdlram System object™ for modeling and generating fixed-point code for RAMs in FPGAs and ASICs. The hdlram System object provides simulation capability in MATLAB® for Dual Port, Simple Dual Port, and Single Port RAM. The System object also generates RTL code that can be inferred as a RAM by most synthesis tools.

To learn how to model and generate RAMs using the hdlram System object, see "Model and Generate RAM with hdlram".

#### **HDL System object support for biquad filters**

HDL support has been added for the following System object:

dsp.BiquadFilter

#### **HDL** support with demodulator System objects

HDL support has been added for the following System objects:

- comm.BPSKDemodulator
- comm.QPSKDemodulator
- comm.PSKDemodulator
- comm.RectangularQAMDemodulator
- comm.RectangularQAMModulator

# Generation of MATLAB Function block in the MATLAB to HDL workflow

You can now generate a MATLAB Function block during the MATLAB to HDL workflow. You can use the generated block for further design, simulation, and code generation in Simulink®.

For details, see "MATLAB Function Block Generation".

# HDL code generation for Reed Solomon encoder and decoder, CRC detector, and multichannel Discrete FIR filter

#### **HDL** code generation

In R2012b, HDL code generation support has been added for the following blocks:

- General CRC Syndrome Detector HDL Optimized
   For an example of using the HDL-optimized CRC generator and detector blocks, see Using HDL Optimized CRC Library Blocks.
- Integer-Input RS Encoder HDL Optimized
- Integer-Output RS Decoder HDL Optimized

#### **Multichannel Discrete FIR filters**

The Discrete FIR Filter block accepts vector input and supports multichannel implementation for better resource utilization.

- With vector input and channel sharing option on, the block supports multichannel fully parallel FIR, including direct form FIR, sym/antisym FIR, and FIRT. Support for all implementation parameters, for example: multiplier pipeline, add pipeline registers.
- With vector input and channel sharing option off, the block instantiates
  one filter implementation for each channel. If the input vector size is N,
  N identical filters are instantiated.

Applies to the fully parallel architecture option for FIR filters only.

### Targeting of custom FPGA boards

The FPGA Board Manager and New FPGA Board Wizard allow you to add custom board information so that you can use FIL simulation with an FPGA board that is not one of the pre-registered boards. See FPGA Board Customization.

# Optimizations for MATLAB Function blocks and black boxes

The resource sharing optimization now operates on MATLAB Function blocks. For details, see "Specify Resource Sharing".

The delay balancing and distributed pipelining optimizations now operate on black box subsystems. To learn how to specify latency and enable distributed pipelining for a black box subsystem, see "Customize the Generated Interface".

## Generate Xilinx System Generator Black Box block from MATLAB

You can now generate a Xilinx® System Generator Black Box block during the MATLAB-to-HDL workflow. You can use the generated block for further design, simulation, and code generation in Simulink.

For details, see "Xilinx System Generator Black Box Block Generation".

### Save and restore HDL-related model parameters

Two new functions, hdlsaveparams and hdlrestoreparams, enable you to save and restore nondefault HDL-related model parameters. Using these functions, you can perform multiple iterations on your design to optimize the generated code.

For details, see hdlsaveparams and hdlrestoreparams.

# Command-line interface for MATLAB-to-HDL code generation

You can now convert your MATLAB code from floating-point to fixed-point and generate HDL code using the command-line interface.

To learn how to use the command line interface, open the tutorial:

showdemo mlhdlc\_tutorial\_cli

## User-specifiable clock enable toggle rate in test bench

You can now specify the clock enable toggle rate in your test bench to match your input data rate or improve test coverage.

To learn how to specify your test bench clock enable toggle rate, see "Test Bench Clock Enable Toggle Rate Specification".

### RAM mapping for dsp.Delay System object

The dsp.Delay System object now maps to RAM if the RAM mapping optimization is enabled and the delay size meets the RAM mapping threshold.

To learn how to map the dsp.Delay System object to RAM, see "Map Persistent Arrays and dsp.Delay to RAM".

### Code generation for Repeat block with multiple clocks

You can now generate code for the DSP System Toolbox  $^{\text{TM}}$  Repeat block in a model with multiple clocks.

## Automatic verification with cosimulation using HDL Coder

With the HDL Coder<sup>TM</sup> HDL Workflow Advisor, you can automatically verify using your Simulink test bench with the new verification step **Run** Cosimulation Test Bench. During verification, the HDL Workflow Advisor and HDL Verifier<sup>TM</sup> verify the generated HDL using cosimulation between the HDL Simulator and the Simulink test bench. See Automatic Verification in the HDL Verifier documentation.

### ML605 Board Added To Turnkey Workflow

The Xilinx Virtex-6 FPGA ML605 board has been added for Turnkey Workflow in the HDL Workflow Advisor.

# R2012a

Version: 3.0

New Features: Yes Bug Fixes: No

### **Product Name Change and Extended Capability**

HDL Coder replaces Simulink HDL Coder and adds the HDL code generation capability directly from MATLAB.

To generate HDL code from MATLAB, you need the following products:

- HDL Coder
- MATLAB Coder<sup>TM</sup>
- Fixed-Point Toolbox<sup>TM</sup>
- MATLAB

To generate HDL code from Simulink, you need the following products:

- HDL Coder
- MATLAB Coder
- Fixed-Point Toolbox
- Simulink Fixed Point<sup>TM</sup>
- Simulink
- MATLAB

#### **Code Generation from MATLAB**

You can now generate HDL code directly from MATLAB code.

This workflow provides:

- Verilog® or VHDL® code generation from MATLAB code.
- Test bench generation from MATLAB scripts.
- Automated conversion from floating point code to fixed point code.
- Automated HDL verification through integration with ModelSim® and ISim.
- HDL code generation for a subset of System objects from the Communications System Toolbox™ and DSP System Toolbox.
- A traceability report mapping generated HDL code to your original MATLAB code.

The MATLAB to HDL workflow provides the following automated HDL code optimizations:

- Area optimizations: RAM mapping for persistent array variables, loop streaming, resource sharing, and constant multiplier optimization.
- Speed optimizations: input pipelining, output pipelining, and distributed pipelining.

The coder can also generate a resource utilization report, with RAM usage and the number of adders, multipliers, and muxes in your design.

See also HDL Code Generation from MATLAB.

# Code Generation from Any Level of Subsystem Hierarchy

You can now generate HDL code from a subsystem at any level of the subsystem hierarchy. In previous releases, you could generate HDL code from the top-level subsystem only.

This feature also enables you to check any level subsystem for code generation compatibility, and to automatically generate a testbench.

### **Automated Subsystem Hierarchy Flattening**

You can now generate code with a flattened subsystem hierarchy, while preserving hierarchy in nested subsystems.

This option enables you to perform more extensive area and speed optimization on the flattened component. It also enables you to reduce the number of HDL output files.

See also Hierarchy Flattening.

### **Support for Discrete Transfer Fcn Block**

You can now generate HDL code from the Discrete Transfer Fcn block.

For details, see Discrete Transfer Fcn Requirements and Restrictions.

#### **User Option to Constrain Registers on Output Ports**

A new property, ConstrainedOutputPipeline, enables you to specify the number of registers you wish to have on an output port without introducing additional delay on the input to output path. The coder redistributes existing delays within your design to try to meet the constraint. This behavior is different from the OutputPipeline property, which introduces additional delay on the input to output path.

If the coder is unable to meet the constraint using existing delays, it reports the difference between the number of desired and actual output registers in the timing report.

# Distributed Pipelining for Sum of Elements, Product of Elements, and MinMax Blocks

The Sum of Elements, Product of Elements, and MinMax blocks can now participate in distributed pipelining if their architecture is set to Tree.

#### **MATLAB Function Block Enhancements**

#### Multiple Accesses to RAMs Mapped from Persistent Variables

You can now perform multiple reads and writes to a persistent variable, and the persistent variable will still be mapped to RAM. In previous releases, a RAM mapped from a persistent variable could be accessed only once.

#### **Streaming for MATLAB Loops and Vector Operations**

You can now perform streaming on MATLAB loops and loops created from vector operations for improved area efficiency.

For details, see Loop Optimization.

#### **Loop Unrolling for MATLAB Loops and Vector Operations**

You can now unroll user-written MATLAB loops and loops created from vector operations. This enables the coder to perform area and speed optimizations on the unrolled loops.

For details, see Loop Optimization.

# Automated Code Generation from Xilinx System Generator for DSP Blocks

You can now automatically generate HDL code from subsystems containing Xilinx System Generator for DSP blocks.

For details, see Code Generation with Xilinx System Generator Subsystems.

# Altera Quartus II 11.0 Support in HDL Workflow Advisor

The HDL Workflow Advisor has now been tested with Altera<sup>®</sup> Quartus II 11.0. In previous releases, the HDL Workflow Advisor was tested with Altera Quartus II 9.1.

### Automated Mapping to Xilinx and Altera Floating Point Libraries

The coder can now map Simulink floating point operations to synthesizable floating point Altera Megafunctions and Xilinx LogiCORE IP Floating Point Operator v5.0 blocks. To learn more, see FPGA Target-Specific Floating-Point Library Mapping.

For a list of supported Altera Megafunction blocks, see Supported Altera Floating-Point Library Blocks.

For a list of supported Xilinx LogicCORE IP blocks, see Supported Xilinx Floating-Point Library Blocks.

### Vector Data Type for PCI Interface Data Transfers Between xPC Target and FPGA

In the FPGA Turnkey workflow, you can now use vector data types with the **Scalarize Vector Ports** option to automatically generate PCI DMA transfers on the PCI interface betweenxPC Target™ and FPGA. You no longer need to manually insert multiplexers, demultiplexers and provide synchronization logic for vector data transfers.

If the **Scalarize Vector Ports** option is disabled when the code generation subsystem has vector ports, the coder displays an error.

### New Global Property to Select RAM Architecture Compatibility Considerations: Yes

There is a new global property, RAMArchitecture, that enables you to generate RAMs either with or without clock enables. This property applies to every RAM in your design, and replaces the block level property, RAMStyle. By default, RAMs are generated with clock enables.

To generate RAMs without clock enables, set RAMArchitecture to 'WithoutClockEnable'. To generate RAMs with clock enables, either use the default, or set RAMArchitecture to 'WithClockEnable'. For more information, see Implement RAMs With or Without Clock Enable.

#### **Compatibility Considerations**

The coder now ignores the block level property, RAMStyle.

If a block's RAMStyle property is set, the coder generates a warning.

### **Turnkey Workflow for Altera Boards**

HDL Workflow Advisor now supports Altera FPGA design software and the following Altera development kits and boards:

- Altera Arria II GX FPGA development kit
- Altera Cyclone III FPGA development kit
- Altera Cyclone IV GX FPGA development kit
- Altera DE2-115 development and education board

This workflow has been tested with Altera Quartus II 11.0.

### **HDL Support For Bus Creator and Bus Selector Blocks**

Release R2012a provides HDL code generation for the Bus Creator and Bus Selector blocks. You must use these blocks for your buses if you want HDL support.

### **HDL Support For HDL CRC Generator Block**

Release R2012a provides HDL code generation for the new HDL CRC Generator block.

### **HDL Support for Programmable Filter Coefficients**

When using filter blocks to generate HDL code, you can specify coefficients from input port(s). This feature applies to FIR and BiQuad filter blocks only. Fully Parallel and all serial architectures are supported.

Follow these directions to use programmable filters:

- 1 Select Input port(s) as coefficient source from the filter block mask.
- **2** Connect the coefficient port with a vector signal.
- **3** Specify the implementation architecture and parameters from the HDL Coder property interface.
- 4 Generate HDL code.

#### **Notes**

- For fully parallel implementations, the coefficients ports are connected to the dedicated MAC directly.
- For serial implementation, the coefficients ports first go to a mux, and then to the MAC. The mux decides the coefficients that used at current time instant.
- For Discrete FIR filters, this feature is not supported under the following conditions:
  - Implementations having coefficients specified by dialog parameters (for example, complex input and coefficients with serial architecture)
  - Filters using DA architecture
  - CoeffMultipliers specified as csd or factored-csd
- For Biquad filters, this feature is not supported when CoeffMultipliers are specified as csd or factored-csd.

# Synchronous Multiclock Code Generation for CIC Decimators and Interpolators

You can specify multiple clocks in one of the following ways:

- Use the model-level parameter ClockInputs with the function makehdl and specify the value as 'Multiple'.
- In the Clock settings section of the **Global Settings** pane in the HDL Code Generation Configuration Parameters dialog box, set **Clock inputs** to Multiple.


When you use single-clock mode, HDL code generated from multirate models uses a single master clock that corresponds to the base rate of the DUT. When you use multiple-clock mode, HDL code generated from multirate models use one clock input for each rate in the DUT. The number of timing controllers generated in multiple-clock mode depends on the design in the DUT.


The ClockInputs parameter supports the values 'Single' and 'Multiple', where the default is 'Single'. In the default single-clock mode, the coder behavior is unchanged from previous releases.

### **Filter Block Resource Report Participation**

Resource reports include the HDL resource usage for filter blocks. The report includes adders, subtractors, multipliers, multiplexers, registers. This feature covers all filter blocks, and all implementations for the block.

You can turn on the report feature using the command line (ResourceReport) or GUI (Generate resource utilization report). The following illustrations show a report for a model that includes a Discrete FIR Filter block.






### HDL Block Properties Interface Allows Choice of Filter Architecture

You can choose from several filter architectures for FIR Decimation and Discrete FIR Filter blocks. Choices are:

- Fully Parallel
- Distributed Architecture (DA)
- Fully Serial
- Party Serial
- Cascade Serial

The availability of architectures depends on the transfer function type and filter structure of filter blocks. For Partly Serial and DA, specify at least **SerialPartition** and **DALUTPartition**, respectively, so that these architectures are inferred. For example, if you select Distributed Architecture (DA), make sure to also set **DALUTPartition**.



# HDL Support for FIR Filters With Serial Architectures and Complex Inputs

HDL support for serial implementations of a FIR block with complex inputs.

# HDL Support for External Reset Added for Proportional-Integral-Derivative (PID) and Discrete Time Integrator (DTI) Blocks

External reset support added for level mode.